The Axon Network Device: Prototyping with NetFPGA
نویسندگان
چکیده
This paper introduces the Axon, a network device that employs source-routed Ethernet to improve the scalability of local-area networks. Axons provide transparent compatibility with unmodified hosts, which see the network as a single switched Ethernet segment. Prototypes of the Axon have been implemented on the NetFPGA platform and used to demonstrate the performance and backwards compatibility of source-routed Ethernet. Future work will combine prototype Axons with simulated Axons to evaluate network scalability for up to one million hosts.
منابع مشابه
NAT implementation for the NetFPGA platform
We present an implementation of NAT (Network Address Translation) for the NetFPGA platform capable of line-rate Gigabit Ethernet. Our implementation features RAM and CAM (Random Access and Content Addressable) memories for a fast and efficient NAT table. Several simulation and regression tests are included.
متن کاملNetFPGA - An Open Platform for Teaching How to Build Gigabit-Rate Network Switches and Routers
The NetFPGA platform enables students and researchers to build high-performance networking systems using Field Programmable Gate Array (FPGA) hardware. A new version of the NetFPGA platform has been developed and is available for use by the academic community. The NetFPGA platform has modular interfaces that enable development of complex hardware designs by integration of simple building blocks...
متن کاملRSS: A Reconfigurable Security System Designed on NetFPGA and Virtex5-LX110T
This paper designs a novel security system on NetFPGA platform and Virtex5-LX110T using embedded soft-core technology. The system consists of two subsystems. The first one is a mainly used to protection subnets, which is implemented on NetFPGA board and the second one is a network intrusion detection system (NIDS) which is implemented on Xilinx Virtex5-LX110T board. Moreover, the two subsystems...
متن کاملPrototyping Counter Braids on NetFPGA
We recently proposed Counter Braids, an SRAM-only counter architecture for high-speed per-flow counting. Accurate per-flow counting was deemed complex and expensive because of the need for large arrays of counters operating at very high link speed (e.g. 40 Gbps). A naive algorithm needs an infeasible amount of SRAM to store both the counters and a flow-to-counter association rule, so that arriv...
متن کاملA Network Emulator on the NetFPGA Platform
Network emulators play an important role when researchers want to evaluate the performance of newly designed protocols or network mechanisms instead of deploying them in real networks, because network emulators can provide appropriate network situations, (for example, delay, bottleneck bandwidth and packet loss) needed for experiments through easy control ‘knobs’. In this paper, we have impleme...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009